

Attorney Docket No.: 60188-084

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Shigeki FURUYA, et al.

Serial No.: 09/922,671

Filed: August 07, 2001

Attn: BOX AF

Group Art Unit: 2815

Examiner: Matthew E. WARREN

For: CMOS BASIC CELL AND METHOD FOR FABRICATING SEMICONDUCTOR

INTEGRATED CIRCUIT USING THE SAME

AMENDMENT UNDER 37 C.F.R. § 1.116

Hon. Assistant Commissioner for Patents Washington, DC 20231

Sir:

In response to the final Office Action mailed October 15, 2002, having a shortened statutory period for response set to expire on January 15, 2003, please amend the above-identified application as follows:

IN THE CLAIMS:

Please amend claims 22, 23, 26 and 27 as follows:

22. (Amended) A CMOS basic cell comprising:

an N-channel transistor, a P-channel transistor and an interconnect connected to said N-channel or P-channel transistor through a contact hole on a semiconductor substrate; and

an interconnect pattern which is electrically isolated from said contact hole and